| /* |
| * Copyright 2016 Freescale Semiconductor, Inc. |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef __LS1046AQDS_QIXIS_H__ |
| #define __LS1046AQDS_QIXIS_H__ |
| |
| /* Definitions of QIXIS Registers for LS1046AQDS */ |
| |
| /* BRDCFG4[4:7] select EC1 and EC2 as a pair */ |
| #define BRDCFG4_EMISEL_MASK 0xe0 |
| #define BRDCFG4_EMISEL_SHIFT 5 |
| |
| /* SYSCLK */ |
| #define QIXIS_SYSCLK_66 0x0 |
| #define QIXIS_SYSCLK_83 0x1 |
| #define QIXIS_SYSCLK_100 0x2 |
| #define QIXIS_SYSCLK_125 0x3 |
| #define QIXIS_SYSCLK_133 0x4 |
| #define QIXIS_SYSCLK_150 0x5 |
| #define QIXIS_SYSCLK_160 0x6 |
| #define QIXIS_SYSCLK_166 0x7 |
| #define QIXIS_SYSCLK_64 0x8 |
| |
| /* DDRCLK */ |
| #define QIXIS_DDRCLK_66 0x0 |
| #define QIXIS_DDRCLK_100 0x1 |
| #define QIXIS_DDRCLK_125 0x2 |
| #define QIXIS_DDRCLK_133 0x3 |
| |
| /* BRDCFG2 - SD clock*/ |
| #define QIXIS_SDCLK1_100 0x0 |
| #define QIXIS_SDCLK1_125 0x1 |
| #define QIXIS_SDCLK1_165 0x2 |
| #define QIXIS_SDCLK1_100_SP 0x3 |
| |
| #endif |
