ddr: Add training workaround to new timing data

Apply the workarounds from the previous changes to 1 Gb timings:
    - Increase MR4 poll interval.
    - Disable periodic dqs/read dq calibration.

Change-Id: Ic6ff515f72d555a9663547a381317a7a77188053
2 files changed