| /* SPDX-License-Identifier: GPL-2.0+ */ |
| /* |
| * (C) Copyright 2016 Rockchip Electronics Co., Ltd |
| */ |
| #ifndef __CONFIG_RV1108_COMMON_H |
| #define __CONFIG_RV1108_COMMON_H |
| |
| #include <asm/arch-rockchip/hardware.h> |
| #include "rockchip-common.h" |
| |
| #define CONFIG_IRAM_BASE 0x10080000 |
| |
| #define CONFIG_SYS_CBSIZE 1024 |
| #define CONFIG_SKIP_LOWLEVEL_INIT |
| |
| #define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000) |
| /* TIMER1,initialized by ddr initialize code */ |
| #define CONFIG_SYS_TIMER_BASE 0x10350020 |
| #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8) |
| |
| #define CONFIG_SYS_SDRAM_BASE 0x60000000 |
| #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + 0x100000) |
| #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x2000000) |
| |
| /* rockchip ohci host driver */ |
| #define CONFIG_USB_OHCI_NEW |
| #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1 |
| #endif |
| |
| #ifndef CONFIG_SPL_BUILD |
| #define ENV_MEM_LAYOUT_SETTINGS \ |
| "scriptaddr=0x60000000\0" \ |
| "fdt_addr_r=0x61f00000\0" \ |
| "kernel_addr_r=0x62000000\0" \ |
| "ramdisk_addr_r=0x64000000\0" |
| |
| #include <config_distro_bootcmd.h> |
| #define CONFIG_EXTRA_ENV_SETTINGS \ |
| ENV_MEM_LAYOUT_SETTINGS \ |
| "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \ |
| "partitions=" PARTS_DEFAULT \ |
| BOOTENV |
| #endif |