| /* SPDX-License-Identifier: GPL-2.0 */ |
| /* |
| * Copyright (c) 2019 MediaTek Inc. |
| * Author: Bibby Hsieh <bibby.hsieh@mediatek.com> |
| * |
| */ |
| |
| #ifndef _DT_BINDINGS_GCE_MT8183_H |
| #define _DT_BINDINGS_GCE_MT8183_H |
| |
| #define CMDQ_NO_TIMEOUT 0xffffffff |
| |
| #define CMDQ_THR_MAX_COUNT 24 |
| |
| /* GCE HW thread priority */ |
| #define CMDQ_THR_PRIO_LOWEST 0 |
| #define CMDQ_THR_PRIO_HIGHEST 1 |
| |
| /* GCE SUBSYS */ |
| #define SUBSYS_1300XXXX 0 |
| #define SUBSYS_1400XXXX 1 |
| #define SUBSYS_1401XXXX 2 |
| #define SUBSYS_1402XXXX 3 |
| #define SUBSYS_1502XXXX 4 |
| #define SUBSYS_1880XXXX 5 |
| #define SUBSYS_1881XXXX 6 |
| #define SUBSYS_1882XXXX 7 |
| #define SUBSYS_1883XXXX 8 |
| #define SUBSYS_1884XXXX 9 |
| #define SUBSYS_1000XXXX 10 |
| #define SUBSYS_1001XXXX 11 |
| #define SUBSYS_1002XXXX 12 |
| #define SUBSYS_1003XXXX 13 |
| #define SUBSYS_1004XXXX 14 |
| #define SUBSYS_1005XXXX 15 |
| #define SUBSYS_1020XXXX 16 |
| #define SUBSYS_1028XXXX 17 |
| #define SUBSYS_1700XXXX 18 |
| #define SUBSYS_1701XXXX 19 |
| #define SUBSYS_1702XXXX 20 |
| #define SUBSYS_1703XXXX 21 |
| #define SUBSYS_1800XXXX 22 |
| #define SUBSYS_1801XXXX 23 |
| #define SUBSYS_1802XXXX 24 |
| #define SUBSYS_1804XXXX 25 |
| #define SUBSYS_1805XXXX 26 |
| #define SUBSYS_1808XXXX 27 |
| #define SUBSYS_180aXXXX 28 |
| #define SUBSYS_180bXXXX 29 |
| |
| #define CMDQ_EVENT_DISP_RDMA0_SOF 0 |
| #define CMDQ_EVENT_DISP_RDMA1_SOF 1 |
| #define CMDQ_EVENT_MDP_RDMA0_SOF 2 |
| #define CMDQ_EVENT_MDP_RSZ0_SOF 4 |
| #define CMDQ_EVENT_MDP_RSZ1_SOF 5 |
| #define CMDQ_EVENT_MDP_TDSHP_SOF 6 |
| #define CMDQ_EVENT_MDP_WROT0_SOF 7 |
| #define CMDQ_EVENT_MDP_WDMA0_SOF 8 |
| #define CMDQ_EVENT_DISP_OVL0_SOF 9 |
| #define CMDQ_EVENT_DISP_OVL0_2L_SOF 10 |
| #define CMDQ_EVENT_DISP_OVL1_2L_SOF 11 |
| #define CMDQ_EVENT_DISP_WDMA0_SOF 12 |
| #define CMDQ_EVENT_DISP_COLOR0_SOF 13 |
| #define CMDQ_EVENT_DISP_CCORR0_SOF 14 |
| #define CMDQ_EVENT_DISP_AAL0_SOF 15 |
| #define CMDQ_EVENT_DISP_GAMMA0_SOF 16 |
| #define CMDQ_EVENT_DISP_DITHER0_SOF 17 |
| #define CMDQ_EVENT_DISP_PWM0_SOF 18 |
| #define CMDQ_EVENT_DISP_DSI0_SOF 19 |
| #define CMDQ_EVENT_DISP_DPI0_SOF 20 |
| #define CMDQ_EVENT_DISP_RSZ_SOF 22 |
| #define CMDQ_EVENT_MDP_AAL_SOF 23 |
| #define CMDQ_EVENT_MDP_CCORR_SOF 24 |
| #define CMDQ_EVENT_DISP_DBI_SOF 25 |
| #define CMDQ_EVENT_DISP_RDMA0_EOF 26 |
| #define CMDQ_EVENT_DISP_RDMA1_EOF 27 |
| #define CMDQ_EVENT_MDP_RDMA0_EOF 28 |
| #define CMDQ_EVENT_MDP_RSZ0_EOF 30 |
| #define CMDQ_EVENT_MDP_RSZ1_EOF 31 |
| #define CMDQ_EVENT_MDP_TDSHP_EOF 32 |
| #define CMDQ_EVENT_MDP_WROT0_EOF 33 |
| #define CMDQ_EVENT_MDP_WDMA0_EOF 34 |
| #define CMDQ_EVENT_DISP_OVL0_EOF 35 |
| #define CMDQ_EVENT_DISP_OVL0_2L_EOF 36 |
| #define CMDQ_EVENT_DISP_OVL1_2L_EOF 37 |
| #define CMDQ_EVENT_DISP_WDMA0_EOF 38 |
| #define CMDQ_EVENT_DISP_COLOR0_EOF 39 |
| #define CMDQ_EVENT_DISP_CCORR0_EOF 40 |
| #define CMDQ_EVENT_DISP_AAL0_EOF 41 |
| #define CMDQ_EVENT_DISP_GAMMA0_EOF 42 |
| #define CMDQ_EVENT_DISP_DITHER0_EOF 43 |
| #define CMDQ_EVENT_DSI0_EOF 44 |
| #define CMDQ_EVENT_DPI0_EOF 45 |
| #define CMDQ_EVENT_DISP_RSZ_EOF 47 |
| #define CMDQ_EVENT_MDP_AAL_EOF 48 |
| #define CMDQ_EVENT_MDP_CCORR_EOF 49 |
| #define CMDQ_EVENT_DBI_EOF 50 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE0 130 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE1 131 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE2 132 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE3 133 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE4 134 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE5 135 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE6 136 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE7 137 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE8 138 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE9 139 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE10 140 |
| #define CMDQ_EVENT_MUTEX_STREAM_DONE11 141 |
| #define CMDQ_EVENT_DISP_RDMA0_BUF_UNDERRUN_EVEN 142 |
| #define CMDQ_EVENT_DISP_RDMA1_BUF_UNDERRUN_EVEN 143 |
| #define CMDQ_EVENT_DSI0_TE_EVENT 144 |
| #define CMDQ_EVENT_DSI0_IRQ_EVENT 145 |
| #define CMDQ_EVENT_DSI0_DONE_EVENT 146 |
| #define CMDQ_EVENT_DISP_WDMA0_SW_RST_DONE 150 |
| #define CMDQ_EVENT_MDP_WDMA_SW_RST_DONE 151 |
| #define CMDQ_EVENT_MDP_WROT0_SW_RST_DONE 152 |
| #define CMDQ_EVENT_MDP_RDMA0_SW_RST_DONE 154 |
| #define CMDQ_EVENT_DISP_OVL0_FRAME_RST_DONE_PULE 155 |
| #define CMDQ_EVENT_DISP_OVL0_2L_FRAME_RST_DONE_ULSE 156 |
| #define CMDQ_EVENT_DISP_OVL1_2L_FRAME_RST_DONE_ULSE 157 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_0 257 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_1 258 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_2 259 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_3 260 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_4 261 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_5 262 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_6 263 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_7 264 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_8 265 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_9 266 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_10 267 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_11 268 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_12 269 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_13 270 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_14 271 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_15 272 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_16 273 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_17 274 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_P2_18 275 |
| #define CMDQ_EVENT_AMD_FRAME_DONE 276 |
| #define CMDQ_EVENT_DVE_DONE 277 |
| #define CMDQ_EVENT_WMFE_DONE 278 |
| #define CMDQ_EVENT_RSC_DONE 279 |
| #define CMDQ_EVENT_MFB_DONE 280 |
| #define CMDQ_EVENT_WPE_A_DONE 281 |
| #define CMDQ_EVENT_SPE_B_DONE 282 |
| #define CMDQ_EVENT_OCC_DONE 283 |
| #define CMDQ_EVENT_VENC_CMDQ_FRAME_DONE 289 |
| #define CMDQ_EVENT_JPG_ENC_CMDQ_DONE 290 |
| #define CMDQ_EVENT_JPG_DEC_CMDQ_DONE 291 |
| #define CMDQ_EVENT_VENC_CMDQ_MB_DONE 292 |
| #define CMDQ_EVENT_VENC_CMDQ_128BYTE_DONE 293 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_A 321 |
| #define CMDQ_EVENT_ISP_FRAME_DONE_B 322 |
| #define CMDQ_EVENT_CAMSV0_PASS1_DONE 323 |
| #define CMDQ_EVENT_CAMSV1_PASS1_DONE 324 |
| #define CMDQ_EVENT_CAMSV2_PASS1_DONE 325 |
| #define CMDQ_EVENT_TSF_DONE 326 |
| #define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL 327 |
| #define CMDQ_EVENT_SENINF_CAM1_FIFO_FULL 328 |
| #define CMDQ_EVENT_SENINF_CAM2_FIFO_FULL 329 |
| #define CMDQ_EVENT_SENINF_CAM3_FIFO_FULL 330 |
| #define CMDQ_EVENT_SENINF_CAM4_FIFO_FULL 331 |
| #define CMDQ_EVENT_SENINF_CAM5_FIFO_FULL 332 |
| #define CMDQ_EVENT_SENINF_CAM6_FIFO_FULL 333 |
| #define CMDQ_EVENT_SENINF_CAM7_FIFO_FULL 334 |
| #define CMDQ_EVENT_IPU_CORE0_DONE0 353 |
| #define CMDQ_EVENT_IPU_CORE0_DONE1 354 |
| #define CMDQ_EVENT_IPU_CORE0_DONE2 355 |
| #define CMDQ_EVENT_IPU_CORE0_DONE3 356 |
| #define CMDQ_EVENT_IPU_CORE1_DONE0 385 |
| #define CMDQ_EVENT_IPU_CORE1_DONE1 386 |
| #define CMDQ_EVENT_IPU_CORE1_DONE2 387 |
| #define CMDQ_EVENT_IPU_CORE1_DONE3 388 |
| |
| #endif |
