blob: 8a8895246d26a23be65eb6fb29cbb001f71f728b [file] [log] [blame]
Ben Skeggsa02ccc72011-04-04 16:08:24 +10001/*
Ben Skeggsebb945a2012-07-20 08:17:34 +10002 * Copyright 2012 Red Hat Inc.
Ben Skeggsa02ccc72011-04-04 16:08:24 +10003 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Ben Skeggs
23 */
Ben Skeggse7c29682015-01-14 15:29:56 +100024#include "nv31.h"
Ben Skeggsa02ccc72011-04-04 16:08:24 +100025
Marcin Slusarz93260d32012-12-09 23:00:34 +010026#include <core/client.h>
Ben Skeggs13de7f42015-08-20 14:54:22 +100027#include <core/gpuobj.h>
Ben Skeggsebb945a2012-07-20 08:17:34 +100028#include <subdev/fb.h>
29#include <subdev/timer.h>
Ben Skeggs218f9782015-08-20 14:54:19 +100030#include <engine/fifo.h>
31
32#include <nvif/class.h>
Ben Skeggsebb945a2012-07-20 08:17:34 +100033
34/*******************************************************************************
35 * MPEG object classes
36 ******************************************************************************/
Ben Skeggs52d07332011-06-23 16:44:05 +100037
38static int
Ben Skeggs218f9782015-08-20 14:54:19 +100039nv31_mpeg_object_bind(struct nvkm_object *object, struct nvkm_gpuobj *parent,
40 int align, struct nvkm_gpuobj **pgpuobj)
Ben Skeggs52d07332011-06-23 16:44:05 +100041{
Ben Skeggs218f9782015-08-20 14:54:19 +100042 int ret = nvkm_gpuobj_new(object->engine->subdev.device, 16, align,
43 false, parent, pgpuobj);
44 if (ret == 0) {
45 nvkm_kmap(*pgpuobj);
Ben Skeggs68f3f702015-08-20 14:54:22 +100046 nvkm_wo32(*pgpuobj, 0x00, object->oclass);
Ben Skeggs218f9782015-08-20 14:54:19 +100047 nvkm_wo32(*pgpuobj, 0x04, 0x00000000);
48 nvkm_wo32(*pgpuobj, 0x08, 0x00000000);
49 nvkm_wo32(*pgpuobj, 0x0c, 0x00000000);
50 nvkm_done(*pgpuobj);
51 }
52 return ret;
53}
Ben Skeggsa02ccc72011-04-04 16:08:24 +100054
Ben Skeggs218f9782015-08-20 14:54:19 +100055const struct nvkm_object_func
56nv31_mpeg_object = {
57 .bind = nv31_mpeg_object_bind,
58};
Ben Skeggsa02ccc72011-04-04 16:08:24 +100059
Ben Skeggs218f9782015-08-20 14:54:19 +100060/*******************************************************************************
61 * PMPEG context
62 ******************************************************************************/
63
64static void *
65nv31_mpeg_chan_dtor(struct nvkm_object *object)
66{
67 struct nv31_mpeg_chan *chan = nv31_mpeg_chan(object);
68 struct nv31_mpeg *mpeg = chan->mpeg;
69 unsigned long flags;
70
Ben Skeggs7624fc02015-08-20 14:54:22 +100071 spin_lock_irqsave(&mpeg->engine.lock, flags);
Ben Skeggs218f9782015-08-20 14:54:19 +100072 if (mpeg->chan == chan)
73 mpeg->chan = NULL;
Ben Skeggs7624fc02015-08-20 14:54:22 +100074 spin_unlock_irqrestore(&mpeg->engine.lock, flags);
Ben Skeggs218f9782015-08-20 14:54:19 +100075 return chan;
76}
77
78static const struct nvkm_object_func
79nv31_mpeg_chan = {
80 .dtor = nv31_mpeg_chan_dtor,
81};
82
83int
84nv31_mpeg_chan_new(struct nvkm_fifo_chan *fifoch,
85 const struct nvkm_oclass *oclass,
86 struct nvkm_object **pobject)
87{
88 struct nv31_mpeg *mpeg = nv31_mpeg(oclass->engine);
89 struct nv31_mpeg_chan *chan;
90 unsigned long flags;
91 int ret = -EBUSY;
92
93 if (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))
94 return -ENOMEM;
95 nvkm_object_ctor(&nv31_mpeg_chan, oclass, &chan->object);
96 chan->mpeg = mpeg;
97 chan->fifo = fifoch;
98 *pobject = &chan->object;
99
Ben Skeggs7624fc02015-08-20 14:54:22 +1000100 spin_lock_irqsave(&mpeg->engine.lock, flags);
Ben Skeggs218f9782015-08-20 14:54:19 +1000101 if (!mpeg->chan) {
102 mpeg->chan = chan;
103 ret = 0;
104 }
Ben Skeggs7624fc02015-08-20 14:54:22 +1000105 spin_unlock_irqrestore(&mpeg->engine.lock, flags);
Ben Skeggs218f9782015-08-20 14:54:19 +1000106 return ret;
107}
108
109/*******************************************************************************
110 * PMPEG engine/subdev functions
111 ******************************************************************************/
112
113void
Ben Skeggs7624fc02015-08-20 14:54:22 +1000114nv31_mpeg_tile(struct nvkm_engine *engine, int i, struct nvkm_fb_tile *tile)
Ben Skeggs218f9782015-08-20 14:54:19 +1000115{
Ben Skeggs7624fc02015-08-20 14:54:22 +1000116 struct nv31_mpeg *mpeg = nv31_mpeg(engine);
117 struct nvkm_device *device = mpeg->engine.subdev.device;
Ben Skeggs218f9782015-08-20 14:54:19 +1000118
119 nvkm_wr32(device, 0x00b008 + (i * 0x10), tile->pitch);
120 nvkm_wr32(device, 0x00b004 + (i * 0x10), tile->limit);
121 nvkm_wr32(device, 0x00b000 + (i * 0x10), tile->addr);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000122}
123
Ben Skeggs590801c2015-08-20 14:54:18 +1000124static bool
125nv31_mpeg_mthd_dma(struct nvkm_device *device, u32 mthd, u32 data)
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000126{
Ben Skeggs590801c2015-08-20 14:54:18 +1000127 u32 inst = data << 4;
128 u32 dma0 = nvkm_rd32(device, 0x700000 + inst);
129 u32 dma1 = nvkm_rd32(device, 0x700004 + inst);
130 u32 dma2 = nvkm_rd32(device, 0x700008 + inst);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000131 u32 base = (dma2 & 0xfffff000) | (dma0 >> 20);
132 u32 size = dma1 + 1;
133
134 /* only allow linear DMA objects */
135 if (!(dma0 & 0x00002000))
Ben Skeggs590801c2015-08-20 14:54:18 +1000136 return false;
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000137
138 if (mthd == 0x0190) {
139 /* DMA_CMD */
Ben Skeggs590801c2015-08-20 14:54:18 +1000140 nvkm_mask(device, 0x00b300, 0x00010000,
141 (dma0 & 0x00030000) ? 0x00010000 : 0);
Ben Skeggs636e37a2015-08-20 14:54:10 +1000142 nvkm_wr32(device, 0x00b334, base);
143 nvkm_wr32(device, 0x00b324, size);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000144 } else
145 if (mthd == 0x01a0) {
146 /* DMA_DATA */
Ben Skeggs590801c2015-08-20 14:54:18 +1000147 nvkm_mask(device, 0x00b300, 0x00020000,
148 (dma0 & 0x00030000) ? 0x00020000 : 0);
Ben Skeggs636e37a2015-08-20 14:54:10 +1000149 nvkm_wr32(device, 0x00b360, base);
150 nvkm_wr32(device, 0x00b364, size);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000151 } else {
152 /* DMA_IMAGE, VRAM only */
Ilia Mirkinbe0dd4d2013-09-07 21:04:12 -0400153 if (dma0 & 0x00030000)
Ben Skeggs590801c2015-08-20 14:54:18 +1000154 return false;
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000155
Ben Skeggs636e37a2015-08-20 14:54:10 +1000156 nvkm_wr32(device, 0x00b370, base);
157 nvkm_wr32(device, 0x00b374, size);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000158 }
159
Ben Skeggs590801c2015-08-20 14:54:18 +1000160 return true;
161}
162
163static bool
164nv31_mpeg_mthd(struct nv31_mpeg *mpeg, u32 mthd, u32 data)
165{
Ben Skeggs7624fc02015-08-20 14:54:22 +1000166 struct nvkm_device *device = mpeg->engine.subdev.device;
Ben Skeggs590801c2015-08-20 14:54:18 +1000167 switch (mthd) {
168 case 0x190:
169 case 0x1a0:
170 case 0x1b0:
Ben Skeggs7624fc02015-08-20 14:54:22 +1000171 return mpeg->func->mthd_dma(device, mthd, data);
Ben Skeggs590801c2015-08-20 14:54:18 +1000172 default:
173 break;
174 }
175 return false;
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000176}
177
Ben Skeggs7624fc02015-08-20 14:54:22 +1000178static void
179nv31_mpeg_intr(struct nvkm_engine *engine)
Ben Skeggsebb945a2012-07-20 08:17:34 +1000180{
Ben Skeggs7624fc02015-08-20 14:54:22 +1000181 struct nv31_mpeg *mpeg = nv31_mpeg(engine);
182 struct nvkm_subdev *subdev = &mpeg->engine.subdev;
183 struct nvkm_device *device = subdev->device;
Ben Skeggs636e37a2015-08-20 14:54:10 +1000184 u32 stat = nvkm_rd32(device, 0x00b100);
185 u32 type = nvkm_rd32(device, 0x00b230);
186 u32 mthd = nvkm_rd32(device, 0x00b234);
187 u32 data = nvkm_rd32(device, 0x00b238);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000188 u32 show = stat;
Ben Skeggsab403ac2013-09-09 15:26:07 +1000189 unsigned long flags;
Ben Skeggs72a14822012-08-13 16:26:07 +1000190
Ben Skeggs7624fc02015-08-20 14:54:22 +1000191 spin_lock_irqsave(&mpeg->engine.lock, flags);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000192
193 if (stat & 0x01000000) {
194 /* happens on initial binding of the object */
Ben Skeggs72a14822012-08-13 16:26:07 +1000195 if (type == 0x00000020 && mthd == 0x0000) {
Ben Skeggs636e37a2015-08-20 14:54:10 +1000196 nvkm_mask(device, 0x00b308, 0x00000000, 0x00000000);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000197 show &= ~0x01000000;
198 }
199
Ben Skeggs590801c2015-08-20 14:54:18 +1000200 if (type == 0x00000010) {
Ilia Mirkin83bce9c2017-03-18 21:53:05 -0400201 if (nv31_mpeg_mthd(mpeg, mthd, data))
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000202 show &= ~0x01000000;
203 }
204 }
205
Ben Skeggs636e37a2015-08-20 14:54:10 +1000206 nvkm_wr32(device, 0x00b100, stat);
207 nvkm_wr32(device, 0x00b230, 0x00000001);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000208
Ben Skeggsebb945a2012-07-20 08:17:34 +1000209 if (show) {
Ben Skeggsb835c092015-08-20 14:54:13 +1000210 nvkm_error(subdev, "ch %d [%s] %08x %08x %08x %08x\n",
Ben Skeggs590801c2015-08-20 14:54:18 +1000211 mpeg->chan ? mpeg->chan->fifo->chid : -1,
Ben Skeggs218f9782015-08-20 14:54:19 +1000212 mpeg->chan ? mpeg->chan->object.client->name :
Ben Skeggs8f0649b2015-08-20 14:54:19 +1000213 "unknown", stat, type, mthd, data);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000214 }
Ben Skeggs72a14822012-08-13 16:26:07 +1000215
Ben Skeggs7624fc02015-08-20 14:54:22 +1000216 spin_unlock_irqrestore(&mpeg->engine.lock, flags);
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000217}
218
219int
Ben Skeggs7624fc02015-08-20 14:54:22 +1000220nv31_mpeg_init(struct nvkm_engine *mpeg)
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000221{
Ben Skeggs7624fc02015-08-20 14:54:22 +1000222 struct nvkm_subdev *subdev = &mpeg->subdev;
Ben Skeggsb835c092015-08-20 14:54:13 +1000223 struct nvkm_device *device = subdev->device;
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000224
Ben Skeggsebb945a2012-07-20 08:17:34 +1000225 /* VPE init */
Ben Skeggs636e37a2015-08-20 14:54:10 +1000226 nvkm_wr32(device, 0x00b0e0, 0x00000020); /* nvidia: rd 0x01, wr 0x20 */
227 nvkm_wr32(device, 0x00b0e8, 0x00000020); /* nvidia: rd 0x01, wr 0x20 */
Ben Skeggsebb945a2012-07-20 08:17:34 +1000228
Ben Skeggsebb945a2012-07-20 08:17:34 +1000229 /* PMPEG init */
Ben Skeggs636e37a2015-08-20 14:54:10 +1000230 nvkm_wr32(device, 0x00b32c, 0x00000000);
231 nvkm_wr32(device, 0x00b314, 0x00000100);
232 nvkm_wr32(device, 0x00b220, 0x00000031);
233 nvkm_wr32(device, 0x00b300, 0x02001ec1);
234 nvkm_mask(device, 0x00b32c, 0x00000001, 0x00000001);
Ben Skeggsebb945a2012-07-20 08:17:34 +1000235
Ben Skeggs636e37a2015-08-20 14:54:10 +1000236 nvkm_wr32(device, 0x00b100, 0xffffffff);
237 nvkm_wr32(device, 0x00b140, 0xffffffff);
Ben Skeggsebb945a2012-07-20 08:17:34 +1000238
Ben Skeggs37eabb02015-08-20 14:54:11 +1000239 if (nvkm_msec(device, 2000,
240 if (!(nvkm_rd32(device, 0x00b200) & 0x00000001))
241 break;
242 ) < 0) {
Ben Skeggsb835c092015-08-20 14:54:13 +1000243 nvkm_error(subdev, "timeout %08x\n",
244 nvkm_rd32(device, 0x00b200));
Ben Skeggsebb945a2012-07-20 08:17:34 +1000245 return -EBUSY;
Ben Skeggs52d07332011-06-23 16:44:05 +1000246 }
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000247
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000248 return 0;
Ben Skeggsa02ccc72011-04-04 16:08:24 +1000249}
Ben Skeggsebb945a2012-07-20 08:17:34 +1000250
Ben Skeggs7624fc02015-08-20 14:54:22 +1000251static void *
252nv31_mpeg_dtor(struct nvkm_engine *engine)
253{
254 return nv31_mpeg(engine);
255}
256
257static const struct nvkm_engine_func
258nv31_mpeg_ = {
259 .dtor = nv31_mpeg_dtor,
260 .init = nv31_mpeg_init,
261 .intr = nv31_mpeg_intr,
262 .tile = nv31_mpeg_tile,
263 .fifo.cclass = nv31_mpeg_chan_new,
264 .sclass = {
265 { -1, -1, NV31_MPEG, &nv31_mpeg_object },
266 {}
267 }
Ben Skeggsebb945a2012-07-20 08:17:34 +1000268};
Ben Skeggs7624fc02015-08-20 14:54:22 +1000269
270int
271nv31_mpeg_new_(const struct nv31_mpeg_func *func, struct nvkm_device *device,
272 int index, struct nvkm_engine **pmpeg)
273{
274 struct nv31_mpeg *mpeg;
275
276 if (!(mpeg = kzalloc(sizeof(*mpeg), GFP_KERNEL)))
277 return -ENOMEM;
278 mpeg->func = func;
279 *pmpeg = &mpeg->engine;
280
Ben Skeggs56d06fa2016-04-08 17:24:40 +1000281 return nvkm_engine_ctor(&nv31_mpeg_, device, index,
Ben Skeggs7624fc02015-08-20 14:54:22 +1000282 true, &mpeg->engine);
283}
284
285static const struct nv31_mpeg_func
286nv31_mpeg = {
287 .mthd_dma = nv31_mpeg_mthd_dma,
288};
289
290int
291nv31_mpeg_new(struct nvkm_device *device, int index, struct nvkm_engine **pmpeg)
292{
293 return nv31_mpeg_new_(&nv31_mpeg, device, index, pmpeg);
294}