blob: ac6583ebc12336f23f136c36b5ce096e91ef9a51 [file] [log] [blame]
/*
* Copyright (c) 2019, Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <arch.h>
#include <asm_macros.S>
#include <common/bl_common.h>
#include <common/debug.h>
#include <cortex_a65ae.h>
#include <cpu_macros.S>
#include <plat_macros.S>
/* Hardware handled coherency */
#if !HW_ASSISTED_COHERENCY
#error "Cortex-A65AE must be compiled with HW_ASSISTED_COHERENCY enabled"
#endif
/* 64-bit only core */
#if CTX_INCLUDE_AARCH32_REGS
#error "Cortex-A65AE supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
#endif
/* -------------------------------------------------
* The CPU Ops reset function for Cortex-A65.
* Shall clobber: x0-x19
* -------------------------------------------------
*/
func cortex_a65ae_reset_func
mov x19, x30
#if ERRATA_DSU_936184
bl errata_dsu_936184_wa
#endif
ret x19
endfunc cortex_a65ae_reset_func
func cortex_a65ae_cpu_pwr_dwn
mrs x0, CORTEX_A65AE_CPUPWRCTLR_EL1
orr x0, x0, #CORTEX_A65AE_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
msr CORTEX_A65AE_CPUPWRCTLR_EL1, x0
isb
ret
endfunc cortex_a65ae_cpu_pwr_dwn
#if REPORT_ERRATA
/*
* Errata printing function for Cortex-A65AE. Must follow AAPCS.
*/
func cortex_a65ae_errata_report
stp x8, x30, [sp, #-16]!
bl cpu_get_rev_var
mov x8, x0
/*
* Report all errata. The revision-variant information is passed to
* checking functions of each errata.
*/
report_errata ERRATA_DSU_936184, cortex_a65ae, dsu_936184
ldp x8, x30, [sp], #16
ret
endfunc cortex_a65ae_errata_report
#endif
.section .rodata.cortex_a65ae_regs, "aS"
cortex_a65ae_regs: /* The ascii list of register names to be reported */
.asciz "cpuectlr_el1", ""
func cortex_a65ae_cpu_reg_dump
adr x6, cortex_a65ae_regs
mrs x8, CORTEX_A65AE_ECTLR_EL1
ret
endfunc cortex_a65ae_cpu_reg_dump
declare_cpu_ops cortex_a65ae, CORTEX_A65AE_MIDR, \
cortex_a65ae_reset_func, \
cortex_a65ae_cpu_pwr_dwn