blob: 5ff3e8af2c2056b7fe19560ee2ba1ad7146aaf2a [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_X86_MMU_H
#define _ASM_X86_MMU_H
#include <linux/spinlock.h>
#include <linux/rwsem.h>
#include <linux/mutex.h>
#include <linux/atomic.h>
* x86 has arch-specific MMU state beyond what lives in mm_struct.
typedef struct {
* ctx_id uniquely identifies this mm_struct. A ctx_id will never
* be reused, and zero is not a valid ctx_id.
u64 ctx_id;
* Any code that needs to do any sort of TLB flushing for this
* mm will first make its changes to the page tables, then
* increment tlb_gen, then flush. This lets the low-level
* flushing code keep track of what needs flushing.
* This is not used on Xen PV.
atomic64_t tlb_gen;
struct rw_semaphore ldt_usr_sem;
struct ldt_struct *ldt;
#ifdef CONFIG_X86_64
/* True if mm supports a task running in 32 bit compatibility mode. */
unsigned short ia32_compat;
struct mutex lock;
void __user *vdso; /* vdso base address */
const struct vdso_image *vdso_image; /* vdso image in use */
atomic_t perf_rdpmc_allowed; /* nonzero if rdpmc is allowed */
* One bit per protection key says whether userspace can
* use it or not. protected by mmap_sem.
u16 pkey_allocation_map;
s16 execute_only_pkey;
/* address of the bounds directory */
void __user *bd_addr;
} mm_context_t;
#define INIT_MM_CONTEXT(mm) \
.context = { \
.ctx_id = 1, \
void leave_mm(int cpu);
#endif /* _ASM_X86_MMU_H */